基于FPGA的PCIe SSD设计与实现
首发时间:2014-06-12
摘要:为满足大数据时代数据密集型应用日益增长的存储需求,设计与实现了一个高性能固态盘原型系统。该固态盘以闪存为存储介质,与主机通过PCIe接口进行通信,主控逻辑基于FPGA实现。在FPGA内部实现了PCIe接口模块、缓存控制器、闪存转换层和闪存控制器等。介绍了PCIe接口、闪存转换层和闪存同步控制器等模块的设计与实现。测试结果表明,该固态盘原型系统写带宽达到2.6GB/s,读带宽达到2.93GB/s,读写IOPS(Input/Output Operations Per Second)达到300000,能够满足高带宽高吞吐率的存储需求。
关键词: 固态盘 闪存 现场可编程逻辑门阵列 高速外设互联总线
For information in English, please click here
Design and implementation of FPGA-based PCIe SSD
Abstract:To handle the increasing storage needs of data-intensive applications in the era of big data, we design and implement a high-performance flash memory-based solid state drive (SSD) prototype system. The FPGA-based SSD consists of flash memory chips, and communicates with the host through PCIe. PCIe interface module, DRAM controller, flash translation layer and flash memory controllers are implemented in the FPGA. In this paper, the design of PCIe interface, flash translation layer and synchronousflash controller are described in detail.Experiment results show that the SSD prototype system can meet high-bandwidth and high-throughput storage needs, providing 2.6GB/s write bandwidth, 2.93GB/s read bandwidth and 300000 read/write IOPS.
Keywords: solid state drive NAND Flash FPGA PCI Express
论文图表:
引用
No.4599987222691401****
同行评议
勘误表
基于FPGA的PCIe SSD设计与实现
评论
全部评论