A Low-Sensitivity Negative Resistance Load Fully Differential OTA under Low Voltage 40nm CMOS Logic Process
首发时间:2012-03-23
Abstract:A low-sensitivity negative resistance load fully differential operational transconductance amplifier (OTA) with low supply voltage is proposed under standard 40nm logic CMOS process. By using optimized low-sensitivity negative resistance load, the gain immunity towards process variation is effectively improved. Simulated with 40nm logic process model and 1.1V power supply, the results show that the OTA obtained a gain enhancement of 23.85dB and the gain variations is greatly limited.
keywords: IC design negative resistance load 40nm CMOS process low sensitivity
点击查看论文中文信息
40nmCMOS工艺下的低压、低敏感性负阻负载全差分运算放大器设计
摘要:本文提出了一种基于40nm CMOS低压工艺的低敏感性负阻负载全差分运算跨导放大器(OTA)。通过采用低敏感性的负阻负载电路,OTA对于工艺变化的敏感性得到了有效抑制。在40nm工艺和1.1V电源电压下对电路进行仿真,仿真结果表明,此结构让OTA的增益提高了23.85dB,同时增益的敏感性得到了大幅度的降低。
关键词: 集成电路设计 负阻负载 40nm CMOS 工艺 低敏感性
基金:
论文图表:
引用
No.****
同行评议
共计0人参与
勘误表
40nmCMOS工艺下的低压、低敏感性负阻负载全差分运算放大器设计
评论
全部评论